Accelerating tumour growth aimulations on many-core architectures: a case study on the use of GPGPU within VPH
Issue Date
2011-07Subjects
adaptation modelsbiological system modeling
computational modeling
computer architecture
graphics processing unit
instruction sets
tumours
medical computing
parallel processing
software architecture
virtual reality
GPGPU
VPH
graphics engine
many-core architectures
parallel processing architectures
parallel programmable processor
tumour growth simulations
virtual physiological human
Metadata
Show full item recordCitation
Liu, B., Clapworthy, G., Dong, F., Kolokotroni, E. & Stamatakos, G. (2011) 'Accelerating tumour growth simulations on many-core architectures: A case study on the use of GPGPU within VPH', International Conference on Information Visualisation (IV), 2011 15th , pp.601 - 609.Type
ArticleMeetings and Proceedings
Language
enISSN
1550-6037ae974a485f413a2113503eed53cd6c53
10.1109/IV.2011.45
Scopus Count
Related items
Showing items related by title, author, creator and subject.
-
A scalable and license free 5G Internet of radio light architecture for services in homes businessesCosmas, John; Meunier, Ben; Ali, Kareem; Jawad, Nawar; Salih, Mukhald; Meng, Hong-Ying; Ganley, Martin; Gbadamosi, James; Savov, Atanas; Hadad, Zion; et al. (IEEE Computer Society, 2018-08-16)In this paper we present a 5G Internet Radio-Light (IoRL) architecture for homes that can be readily deployed because it utilizes unlicensed visible light and millimeter wave part of the spectrum, which does not require Mobile Network Operator (MNO) permission to deploy and which is used to provide inhabitants of houses with accurate location, interaction, access to Internet and Cloud based services such as high resolution video on a Tablet PC. The paper describes the home use cases and the IoRL architecture.
-
Parallel marching blocks: a practical isosurfacing algorithm for large data on many-core architecturesLiu, Baoquan; Clapworthy, Gordon J.; Dong, Feng; Wu, Enhua; University of Bedfordshire; University of Macau (Wiley, 2016-07-04)Interactive isosurface visualisation has been made possible by mapping algorithms to GPU architectures. However, current state-of-the-art isosurfacing algorithms usually consume large amounts of GPU memory owing to the additional acceleration structures they require. As a result, the continued limitations on available GPU memory mean that they are unable to deal with the larger datasets that are now increasingly becoming prevalent. This paper proposes a new parallel isosurface-extraction algorithm that exploits the blocked organisation of the parallel threads found in modern many-core platforms to achieve fast isosurface extraction and reduce the associated memory requirements. This is achieved by optimising thread co-operation within thread-blocks and reducing redundant computation; ultimately, an indexed triangular mesh could be produced. Experiments have shown that the proposed algorithm is much faster (up to 10×) than state-of-the-art GPU algorithms and has a much smaller memory footprint, enabling it to handle much larger datasets (up to 64×) on the same GPU.
-
Genomic imprinting and the cognitive architecture mediating human cultureBrown, William Michael (2012-06-11)