

2

3

01

Q2

31

32

33

34

35

Q3

Real-Time Refocusing Using an FPGA-Based Standard Plenoptic Camera

Christopher Hahne[®], Andrew Lumsdaine, Senior Member, IEEE, Amar Aggoun, and Vladan Velisavljevic, Senior Member, IEEE

Abstract—Plenoptic cameras are receiving increased 5 attention in scientific and commercial applications because 6 they capture the entire structure of light in a scene, en-7 abling optical transforms (such as focusing) to be applied 8 computationally after the fact, rather than once and for all at 9 the time a picture is taken. In many settings, real-time inter-10 active performance is also desired, which in turn requires 11 significant computational power due to the large amount 12 of data required to represent a plenoptic image. Although 13 GPUs have been shown to provide acceptable performance 14 for real-time plenoptic rendering, their cost and power 15 requirements make them prohibitive for embedded uses 16 (such as in-camera). On the other hand, the computation 17 to accomplish plenoptic rendering is well structured, 18 suggesting the use of specialized hardware. Accordingly, 19 20 this paper presents an array of switch-driven finite impulse response filters, implemented with FPGA to accomplish 21 high-throughput spatial-domain rendering. The proposed 22 23 architecture provides a power-efficient rendering hardware 24 design suitable for full-video applications as required in 25 broadcasting or cinematography. A benchmark assess-26 ment of the proposed hardware implementation shows that real-time performance can readily be achieved, with a one 27 order of magnitude performance improvement over a GPU 28 29 implementation and three orders of magnitude performance improvement over a general-purpose CPU implementation. 30

Index Terms—.

I. INTRODUCTION

VER the last two decades, several studies have reported methods to computationally render varyingly focused images from a single lightfield photograph [1]–[8]. In addition to

Manuscript received June 11, 2017; revised January 10, 2018; accepted March 1, 2018. This work was supported by the EU's 7th Framework Programme under Grant EU-FP7 ICT-2010-248420. (Corresponding author: Christopher Hahne.)

C. Hahne is with the trinamiX GmbH (BASF), Ludwigshafen 67063, Germany (e-mail: info@christopherhahne.de).

A. Lumsdaine is with the Northwest Institute for Advanced Computing, University of Washington, Seattle, WA 98195 USA (e-mail: al75@ uw.edu).

A. Aggoun is with the School of Mathematics and Computer Science, University of Wolverhampton, Wolverhampton WV1 1LZ, U.K. (e-mail: a.aggoun@wlv.ac.uk).

V. Velisavljevic is with the School of Computer Science and Technology, University of Bedfordshire, Luton LU1 3JU, U.K. (e-mail: vladan. velisavljevic@beds.ac.uk).

This paper has supplementary downloadable material available at http://ieeexplore.ieee.org, provided by the author.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2018.2818644

spatial information, lightfields contain directional information, 36 acquired by capturing an array of two-dimensional (2-D) spatial 37 images with either multiple conventional cameras [1], [9]–[11] 38 or by attaching a micro lens array (MLA) to a single image 39 recording device [2], [12], [13]. In science, lightfield cameras 40 are also known as plenoptic cameras derived from the Latin 41 and Greek roots meaning "full view" [13], [14]. For industrial 42 applications, MLAs are preferred to simple pinholes or coded-43 aperture patterns due to improved light-gather capability and 44 to multiaperture systems due to compact form-factor. A study 45 carried out by Ng et al. [15] has found that the maximum direc-46 tional information is recorded when placing the microlenses one 47 focal length away from the image sensor. However, a follow-up 48 study reinvestigated this and showed that it is possible to flex-49 ibly tradeoff directional and spatial resolution by shifting the 50 MLA with respect to the sensor [4], [16]. In this paper, we refer 51 to the former design as the standard plenoptic camera (SPC) 52 and the latter as the focused plenoptic camera (FPC). While re-53 searchers have developed a number of approaches to plenoptic 54 camera design [17], [18], the rendering (or focusing) process 55 remains computationally intensive, posing a core challenge to 56 the computer vision field. 57

One motivating industrial performance-sensitive application 58 for plenoptic cameras is in cinematography, where the use of 59 plenoptic source video can greatly enhance the flexibility and 60 creativity in capture and production. For example, since the opti-61 cal parameters are not irrevocably set at the time the video is cap-62 tured, focus or depth of field can easily be adjusted in postpro-63 duction. Moreover, new creative effects can be applied, includ-64 ing nonphysical optical effects. Plenoptic video can also be used 65 to create stereo pairs for three-dimensional (3-D) viewing-with 66 the important advantage over stereo capture that different videos 67 can be created for different devices, each having parallax suited 68 for the particular device [19]. Finally, 2-D and 3-D production 69 can use significantly different effects for directing the viewer's 70 attention (depth of field is not as useful in 3-D as 2-D, for exam-71 ple). With plenoptic source video, 2-D and 3-D can be rendered 72 from the same source, with different creative effects for each. 73 We note that Lytro, one of the earliest manufacturers of plenop-74 tic cameras, has recently announced a video lightfield camera to 75 the broadcast and cinematography market [20]. In any of these 76 scenarios, high rendering performance is essential. For preview 77 and for postproduction, rendering of each video frame must be 78 accomplished at the video frame rate, regardless of the effects 79 and adjustments being applied. 80

0278-0046 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

An early attempt at high-performance rendering was based 81 on the projection slice theorem, which rendered images with 82 lower dimensional slices of the lightfield in the Fourier do-83 main [3], [21]. This procedure is also known as Fourier slice 84 photography (FSP). Although FSP has the potential to be effi-85 86 cient when rendering a large number of focused images from the same lightfield, there are significant overheads in this ap-87 proach that limit its practical application. Real-time rendering 88 in the spatial-domain has been achieved with graphical pro-89 cessing units (GPUs) [22], but the cost and power associated 90 with GPUs make their use in embedded settings (for example) 91 impractical. Accordingly, it is the goal of this study to devise 92 and demonstrate a special-purpose hardware architecture that 93 performs real-time rendering in the spatial-domain based on se-94 rially incoming video frames. We propose an array of semisys-95 tolic finite impulse response (FIR) filters designed for high data 96 97 throughput. Moreover, we realize the rendering convolution kernel in FIR fashion by introducing switches to the filter distribu-98 tion network. For power efficiency and configuration flexibility, 99 the proposed design is implemented with a field programmable 100 101 gate array (FPGA). As distinguished from previous studies, our 102 hardware design accomplishes a computation time of less than 100 μ s for a single refocused frame with 3201-by-3201 pixel res-103 olution when running at 100-MHz pixel clock frequency. This 104 outperforms earlier studies in the field, which we further demon-105 strate with benchmarks against a GPU and a CPU MATLAB 106 implementation. 107

The organization of this paper is as follows. Section II presents 108 recent developments in the field of FSP and SPC lightfield mod-109 eling to serve as a starting point for refocusing in spatial-domain. 110 Section III imposes requirements on the filter module architec-111 ture and presents a solution based on switch-driven FIR filters. 112 The proposed hardware design is examined in Section IV, us-113 ing a hardware description language (HDL) for FPGAs (see 114 supplementary material) and by benchmarks with an alternative 115 GPU-based implementation. Conclusions and suggestions for 116 117 further work are presented in Section V.

118

II. RELATED WORK

119 A. Background

A lightfield can be retrieved by light rays intersecting two 120 consecutively-placed 2-D planes of known relative position [9]. 121 Intersections of a single ray at two 2-D planes yield four co-122 ordinates in total, thus making up a four-dimensional (4-D) 123 light ray parametrization. Because of its simplicity, this concep-124 tual model has gained popularity among scientists in the field of 125 126 computer vision. A related one-plane parameterization based on 127 position and angle can also be used [4], [16]. In the celebrated work by Ng et al. [3], a raw captured 4-D lightfield is trans-128 formed to the Fourier domain to achieve refocusing using the 129 projection-slice theorem. Unfortunately, the process of taking 130 Fourier transforms, interpolating for slicing, and then taking in-131 verse transforms introduces significant computational overhead, 132 making FSP unsuitable for real-time rendering. This assump-133 tion was confirmed by Mhabary et al. [21], who have worked to 134 advance FSP by employing a fractional Fourier transform. How-135

ever, the authors conclude that the integral projection operator 136 in the spatial-domain is faster when computing only a single 137 refocused image from a lightfield. The suitability of refocusing 138 in the spatial-domain was further confirmed by Lumsdaine *et al.* 139 who demonstrated real-time rendering performance using GPU 140 hardware [22]. For these reasons, our approach in this paper is 141 based on rendering in the spatial-domain. 142

The main concept of computation time improvements using 143 FPGAs builds on the principle of parallelization and pipelin-144 ing [23]. A pipeline comprises chained processor blocks fed 145 with serialized data that are processed sequentially. Speed up 146 is obtained by processing data chunks in one processor unit 147 while subsequent data chunks are handled in preceding units. 148 Hence, the benefit of pipelining is that serialized data chunks 149 are processed at the same time while processor units perform 150 different tasks. While data serialization limits a specific task 151 to be computed with one single operation at a time, e.g., one 152 pixel after another, parallelized data streams allow a comput-153 ing system to perform at least two operations of the same type 154 simultaneously. Parallelization can be thought of as duplicat-155 ing processor pipelines, which requires synchronized parallel 156 data streams as input signals. Letting the degree of paralleliza-157 tion be ι , the computation time in image processing may be 158 minimized to $\mathcal{O}\left(K^2/\iota\right)$ if 2-D image dimensions consist of K 159 samples each and provided that both computation systems run at 160 the same clock frequency. Consequently, the one-dimensional 161 (1-D) parallelization limit is reached where $\iota = L$ for image 162 rows and $\iota = K$ for image columns, which is the ideal scenario 163 in terms of parallelizing data processes. 164

Early work in the field of embedded plenoptic imaging was 165 reported by Rodríguez-Ramos et al. [24], who employed an 166 FPGA to process plenoptic data with the aim of analyzing wave-167 front measurements. Another interesting approach, reported by 168 Wimalagunarathne et al. [25], proposed a design to render com-169 putationally focused photographs from a set of multiview im-170 ages using infinite impulse response filters. Work on real-time 171 rendering from FPC captures was presented in [22]. The first 172 reported hardware design for performing real-time rendering 173 from SPC captures was presented by Hahne et al. [6]. Shortly 174 thereafter, Pérez et al. [7] published an article addressing the 175 same topic. The authors demonstrated significant computation 176 time improvements compared with run times based on a cen-177 tral processing unit (CPU) system that was programmed using 178 an object-oriented language. A theoretical comparison of our 179 method with that of Pérez et al. [7] is carried out at the end of 180 Section III. 181

B. SPC Ray Model

Development of a computationally efficient refocusing algo-183 rithm requires knowledge about the ray geometrical properties 184 in a plenoptic camera. To conceive a refocusing hardware archi-185 tecture in spatial-domain, we employ a ray model reported by 186 Hahne *et al.* [8], which is based on paraxial optics. The model 187 is depicted in Fig. 1 and builds on the assumption that image 188 sensor plane and MLA are separated by one focal length f_s such 189 that the MLA is focused to infinity, which is in accordance with 190

182



Fig. 1. SPC ray model (borrowed from [8]) with microlens chief rays traveling through the MLA plane *s* and main lens plane *U*, which is depicted as a thin lens. Lightfield intensities captured at the sensor plane are denoted as $E_{f_s}[s_j, u_{c+i}]$ for the 1-D case. Chief ray colors in a microimage indicate angular samples u_{c+i} .

191 Ng's concept of a plenoptic camera [15]. To understand lightfield imaging in an SPC, as in the Lytro setup [20], one may 192 regard a main lens image of an object plane to be focused on 193 the MLA plane. In this case, the focused light rays converge to 194 the microlens and diverge when leaving it to form a microimage 195 (see Fig. 1). A pixelated light-sensitive detector placed behind 196 the MLA captures angular portions of the incident-divergent 197 beam. Each angular sample in this microimage corresponds to 198 the same focused spatial point in space observed from different 199 views. This point's intensity is recovered when integrating all 200 201 microimage samples.

202 We denote a lightfield captured by an SPC in the following way. For clarity, only the horizontal cross-section is re-203 garded hereafter. In the angular domain u, we start counting 204 samples from microimage centers (MICs), which serve as a ref-205 erence positions c = (M - 1)/2 where M denotes a consistent 206 total number of samples for each microimage in one dimen-207 sion. Microimages are seen to be radially symmetric and hor-208 izontally indexed by c + i, with $i \in [-c \dots c]$. Horizontal light-209 field positions are then given as $[s_j, u_{c+i}]$ with j as the 1-D 210



Fig. 2. Processing requirements for the hardware architecture. The diagram shows exemplary input illuminance values E_{f_s} (see Fig. 1) subdivided into microimages s_j and synthesized output values E'_a at a desired refocused image plane a.

index of a respective micro lens s_j . All microimages together 211 form a light field image with its cross-sectional representation $E_{f_s}[s_j, u_{c+i}]$ where E_{f_s} denotes a pixel's illuminance. 213 As demonstrated in [8], a horizontal cross-section of a lightfield 214 image can be refocused by employing 215

$$E'_{a}[s_{j}] = \sum_{i=-c}^{c} \frac{1}{M} E_{f_{s}}[s_{j+a(c-i)}, u_{c+i}], \quad a \in \mathbb{Q}$$
(1)

where a adjusts the synthetic focus. Equation (1) can also be 216 applied to the vertical dimension. 217

Since images acquired by an SPC do not feature the 218 $E_{f_s}[s_j, u_{c+i}]$ notation, it is convenient to define an index trans-219 lation formula considering the lightfield photograph to be of two 220 regular sensor dimensions $[x_k, y_l]$ as if taken by a conventional 221 sensor. Indices are then converted by 222

$$k = j \times M + c + i \tag{2}$$

in the horizontal dimension meaning that $[x_k]$ is formed by 223 $[x_{j \times M+c+i}]$ to replace $[s_j, u_{c+i}]$. This concept of index trans-224 lation may be similarly extended to the vertical domain. 225

III. FILTER DESIGN

226

An efficient hardware design that enables an FPGA to 227 refocus in real-time may be conceptualized on the basis of the 228 lightfield ray model presented in Section II. The upper data 229 line of Fig. 2 depicts discrete and quantized illuminance values 230 $E_{f_{a}}[x_{k}]$ of a single horizontal row that is part of a calibrated 231 lightfield image. Lightfield calibration implies MIC detection 232 and rendering procedures to obtain a consistent microimage 233 size (M). The computational refocusing synthesis given in 234 Section II reveals that pixels involved in the integration process 235 expose interleaved neighborhood relations, which exclusively 236 depend on a. This phenomenon is illustrated by the data flow 237 diagram in Fig. 2, where respective pixels are highlighted for 238 two exemplary refocusing settings: a = 0/3 and a = 2/3. Here, 239 each color corresponds to a chief ray in the model in Fig. 1, 240 with M = 3 where yellow represents the MIC pixel. In this 241 section, a hardware architecture is devised that accomplishes 242 signal processing according to (1) as depicted in Fig. 2. 243

On the supposition that a horizontal cross-section of a captured lightfield $E_{f_s}[x_k]$ is a linear, time-invariant system, the integral projection in (1) may be represented as a discrete FIR 246 convolution formula. Following the $[s_j, u_{c+i}]$ to $[x_k]$ translation in Section II, 1-D refocusing can be given by

$$E'_{a}[x_{k}] = \sum_{i=0}^{M-1} \frac{1}{M} E_{f_{s}}[x_{k'+i(aM-1)}], \quad a \in \mathbb{Z}$$
(3)

249 with

$$k' = (k+1) \times M - 1$$
 (4)

taking care of a correct integral projection, which inevitably 250 reduces the number of samples in the rendered output image. 251 Equation (3) aims at complying with the classical FIR filter no-252 tation, however with indices in subscripts for consistency rea-253 sons and to let x signify the domain and coordinate direction. 254 Upon closer examination, one may notice that the impulse re-255 256 sponse is represented by a constant coefficient 1/M, which is a 257 consequence of weighting pixels equally during the integration process. Note that $i \in [0 \dots M - 1]$ in the following. 258

In contrast to (3), we seek to reproduce an output image with a resolution numerically equal to that of the raw sensor image. To compensate for sample reduction in the integral projection process, the overall sensor resolution may be retained by upsampling the spatial-domain during image formation. Besides, it will be shown hereafter that our proposed upsampling scheme enables interpolation of refocused depth planes.

To break down the complexity, we devise one filtering function per refocusing slice a that qualifies for FIR filter implementation. Regardless of the microimage resolution M, a filter that computes a refocusing slice with a = 0 in horizontal direction reads

$$E_{0/M}'[x_k] = \sum_{i=0}^{M-1} \frac{1}{M} E_{f_s} \left[x_{k-i - \mod(k+1, M)} \right]$$
(5)

when $k \in \{0, ..., K-1\}$. Term mod(k + 1, M) comprises a nearest-neighbor (NN) interpolation ensuring that the numerical output image resolution matches that of the input. A synthetically focused image where a = 1 is formed by

$$E'_{M/M}[x_k] = \sum_{i=0}^{M-1} \frac{1}{M} E_{f_s} \left[x_{k+i(m-1)} \right] \,. \tag{6}$$

Synthesis equations for different a = a'/M are retrieved by reverse-engineering. Probably, the most straightforward refocusing filter kernel function is given by

$$E_{1/M}'[x_k] = \sum_{i=0}^{M-1} \frac{1}{M} E_{f_s}[x_{k-i}]$$
(7)

which computes refocusing slice a = 1/M. When implementing (7) as an FIR filter, it becomes obvious that the number of filter taps amounts to M. A VHDL implementation using this filter type with M = 5 is provided in supplementary material. In the following, we demonstrate a refocusing hardware architecture that is adapted to an SPC with M = 3. Then, a photograph refocused with a = 2/3 is computed by

$$E_{2/3}'[x_k] = \sum_{i=0}^{3-1} \frac{1}{3} E_{f_s} \left[x_{k-i+|\lceil \mod(k+1,3)/3\rceil - 1| \times (i-1)} \right]$$
(8)



Fig. 3. 1-D semisystolic FIR filter for sub-pixel shift a = 0/3.

where $\lceil \cdot \rceil$ is the ceiling and $| \cdot |$ the absolute value operator. An 285 exemplary step in the computation of $E'_{2/3}[x_k]$ would be 286

$$E_{2/3}'[x_3] = \frac{1}{3}E_{f_s}[x_3] + \frac{1}{3}E_{f_s}[x_2] + \frac{1}{3}E_{f_s}[x_1].$$
(9)

Here, fractions 1/3 can be regarded as multipliers, denoted as h_0 , 287 which are identical for each pixel such that $h_0 = 1/M$. On the 288 condition that incoming images are underexposed and clipping 289 is prevented, it is noteworthy that multipliers are redundant and 290 thus can be left out. 291

292

A. Semisystolic Modules

Equations (5)–(8) are implemented with a systolic filter de-293 sign. Systolic arrays broadcast input data to many processing 294 elements (PEs). As shown, all wired connections in a systolic 295 filter contain at least one latch driven by the same clock signal. 296 semisystolic designs omit these latches. All of the remaining 297 designs that we consider are semisystolic, but latches can be 298 added for systolic FPGA implementation purposes. Descriptive 299 information about systolic arrangements can be found in [26]. 300

A positive side effect of the systolic filter is that it can be 301 exploited for an NN-interpolation in microimages. By letting 302 the upsampling factor be the number of microimage samples 303 M, the resolution loss in integral projection is compensated, 304 since incoming and outgoing resolution are the same. Naturally, 305 the interpolation method can be more sophisticated, which in 306 turn requires intermediate calculations, causing delays and an 307 increasing number of occupied logic gates. Closer inspection of 308 (6) reveals that pixels that need to be integrated are interlaced. 309 Thereby, gaps between merged pixels grow with ascending a 310 and extend the filter length. The omission of pixels within gaps 311 is realized with switches. A switch-controlled semisystolic FIR 312 filter design of (5) with multiplier h_0 is depicted in Fig. 3. In 313 this design, switch states are controlled by bits in a 2-D vector 314 field denoted as $\mathbf{s}_{(a, w, p)}$ that is given by 315

$$\mathbf{s}_{(0/3,\,w,\,p)} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}$$
(10)

if a = 0/3. Depending on refocusing parameter *a*, switch state 316 matrices $\mathbf{s}_{(a, w, p)}$ contain binary numbers with columns indexed 317 by *w* for the state of each switch in the FIR filter and with rows 318 indexed by *p*, which loads a new row of switch states when 319



Fig. 4. Timing diagram of FIR filter module with a = 0/3.



Fig. 5. 1-D semisystolic FIR filter for sub-pixel shift a = 1/3.

incremented. In addition, a write enable switch helps to preventintermediate falsified values from being streamed out.

For better comprehension, a timing diagram in Fig. 4 visual-322 izes the computational concept of the FIR design from Fig. 3. 323 Here, the pixel clock signal is given as PCLK. Furthermore, the 324 proposed architecture employs the doubled pixel clock PCLKx2 325 with a time period $T_{PCLKx2} = T_{PCLK}/2$ to shift and add pixel val-326 ues in a single pixel clock cycle T_{PCLK} . It is also seen that a new 327 row of switch states is called by incrementing p every pixel 328 329 clock cycle. Numbers in the data streams represent unsigned decimal 8-bit gray-scale values, which are multiplied with $h_0 =$ 330 1/3. Pixel colors match those of the SPC ray model in Fig. 1 331 representing chief ray positions in microimages with M = 3. 332 Orange color highlights interim results and red signifies 1-D re-333 focused output data. Oval circles indicate that the sum of divided 334 microimage pixels is reflected in the output pixel $E'_{0/3}[x_k]$. The 335 filter includes an NN-interpolation upsampling the micro image 336 resolution by factor 3. To refocus with a = 1/3, another FIR 337 filter module is conceived based on (7) and depicted in Fig. 5. In 338 339 reference to the previous FIR filter where a = 0/3, it becomes 340 obvious that the arrangements are identical except for different switch states. The switch state matrix $\mathbf{s}_{(1/3, w, p)}$ is given by 341

$$\mathbf{s}_{(1/3, w, p)} = \begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 1 \\ 1 & 1 & 1 \end{bmatrix}$$
(11)

which means that switches remain closed at all times. A corresponding timing diagram is shown in Fig. 6. Fig. 7 depicts



Fig. 6. Timing diagram of FIR filter module with a = 1/3.



7. 1-D semisystolic FIR filter for sub-pixel shift a = 2/3.



Fig. 8. Timing diagram of FIR filter module with a = 2/3.

an FIR filter according to (8), which occupies more PEs due 344 to the fact that the distance between added pixels grows. The 345 corresponding switch state matrix $s_{(2/3, w, p)}$ is as follows: 346

$$\mathbf{s}_{(2/3,\,w,\,p)} = \begin{bmatrix} 0 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 0 & 0 \end{bmatrix}$$
(12)

 $E_f[x_k, y_0]$ $E_a'[x_k, y_0]$ 1-D semi-systolic broc 1-D semi-1-D processor Row 1-D semi-systolic -systolic module $E'_a[x_k, y_1]$ $E_f[x_k, y_1]$ 1-D semi-systolic z^{-1} proce $E_{f_c}[x_k, y_2]$ $E_a'[x_k,y_2]$ Ro 1-D semi-systolic processor module $E_{a}^{\prime\prime} [x_{0}, y_{l}]$ $E_{a}^{\prime\prime}[x_{1},y_{l}] = E_{a}^{\prime\prime}[x_{2},y_{l}]$ Colu an 1 Column 2 Column 0

Fig. 9. Parallelized 2-D processing module array with $\iota = 3$.

producing a filter behavior shown in Fig. 8. As Fig. 7 demon-347 strates, a large 1-D semisystolic filter module may imply long 348 wires when broadcasting multiplier outputs. Long wires would 349 350 cause a low-pass filter behavior in the signal transmission, which affects the readability of falling and rising edges and therefore 351 has to be avoided. To keep wires short in the broadcast net, 352 incoming bit words can be distributed to several synchronized 353 latches (buffers) before being merged in adders. 354

B. 2-D Module Array 355

The proposed FIR filter modules process data in 1-D and thus 356 in horizontal or vertical directions only. Fig. 9 shows a 2-D 357 construct of 1-D semisystolic processor modules to accomplish 358 refocusing by processing data in both dimensions. In this exam-359 ple, the degree of parallelization amounts to $\iota = 3$, but could be 360 scaled as desired until limits are reached ($\iota = L$ for image rows, 361 $\iota = K$ for image columns). 362

The data flow in Fig. 9 is described in the following. First, 363 364 pixels coming from the sensor are fed into horizontal processor blocks representing semisystolic FIR filter modules as proposed 365 in the previous section. All semisystolic processor modules are 366 identical whereas the type relies on the refocusing parameter a. 367 In the second stage, horizontally processed data rows $E'_a[x_k, y_l]$ 368 369 are delayed using skewed registers and assigned to another arrangement of semisystolic modules making it possible to form 370 an incoming image column (e.g., $E'_a[x_0, y_l]$). Here, demulti-371 plexers are driven by a pixel counter to assist in the correct 372 assignment of pixels values. This assures that pixels from dif-373 ferent rows sharing index k are sent to the same vertical pro-374 cessing unit that produces an image column (e.g., $E''_a[x_0, y_l]$) 375 of the final refocused image. For synchronization purposes, an 376 additional array of skewed registers can be optionally placed 377 behind column processor blocks. 378

379 In order to estimate the computation time, it is assumed here-380 after that the hardware system refers to the ideal case of maximum parallelization where $\iota = L$ or $\iota = K$ for each dimension, 381 respectively. Besides, it is supposed that color channels are also 382 parallelized causing no extra time delay. The shift and integra-383 tion for a single output pixel refocused with a = 1/M takes M 384 pixel clock cycles in 1-D when using twice the pixel clock to 385 process them. Taking this as an example, the overall number of 386 steps η to compute a single image $E_{1/3}''$ with K-by-L resolution 387

TABLE I BENCHMARK OF PROPOSED ARCHITECTURE

	Proposed design	Pérez et al. [7]	GPU	Matlab
Clock frequency	100 MHz	100 MHz	1.35 GHz	3.40 GHz
Time to compute frame	96.2 μ s	105.9 ms	1.38 ms	12.1 s

is given by

$$\eta = 2(\Lambda + M) + 2(K - 1) + L - 1 \tag{13}$$

where Λ represents a single clock cycle step to compute the 389 mathematical product of an incoming pixel value. The total 390 computation time \mathcal{O} for a single image can be obtained by 391

$$\mathcal{O}(\eta) = \eta \times T_{\text{PCLK}} \,. \tag{14}$$

This duration reflects the theoretical time that elapsed from the 392 moment the first pixel $E_{f_s}[x_k, y_l]$ entered the logic gate until the final output pixel $E''_a[x_k, y_l]$ is available. When pipelining 393 394 the data stream, output pixels of a subsequent image arrive di-395 rectly after that letting the overall computation time for a single 396 frame be represented by the delay time of the computational fo-397 cusing system. Once the first refocused photograph is received, 398 the number of remaining computational steps η_{sub} for every 399 following image amounts to: 400

$$\eta_{\rm sub} = L - 1 + K - 1. \tag{15}$$

To assess performance limits of the presented architecture, we 401 performed a benchmark comparison between this approach, 402 the FPGA-based implementation of Pérez et al. [7], and a 403 GPU-based approach [22]. In this comparison, a 3201-by-3201 404 pixel image (K = L = 3201) with 291-by-291 microlenses was 405 computationally refocused in 105.9 ms at 100-MHz clock fre-406 quency. Thereby, the microimage resolution is M = 11 and 407 the output image resolution amounts to 589-by-589, which 408 is less than 1/6 of the incoming image. Conversely, the 409 proposed semisystolic method numerically preserves the in-410 coming spatial resolution by employing an NN-interpolation 411 in $\eta = 1 + 11 + 3200 + 1 + 11 + 3200 + 3200$ steps yielding 412 $\mathcal{O}(\eta) = 96.2 \,\mu \text{s}$ computation time for a single frame when run-413 ning at 100 MHz pixel clock. Each subsequent frame, how-414 ever, can be processed in $\eta_{sub} = 3200 + 3200$ steps, which is 415 available at every $\mathcal{O}(\eta_{sub}) = 64 \,\mu s$. In comparison, an iden-416 tical implementation based on the GPU implementation by 417 Lumsdaine et al. [22] takes approximately 1.38 ms on aver-418 age, whereas a MATLAB implementation takes approximately 419 12.1 s per image on average as seen in the overview in Table I. 420

In this comparison, we employed the Spartan-6 XC6SLX45 421 chip using the ISE WebPACK design software from Xilinx. 422 The refocusing shader were executed on a Fermi architecture 423 GeForce 480M GTX with 2 GB of GDDR5 RAM running at 424 1200 MHz, connected to a 256 bit bus [22]. For the CPU en-425 vironment, we used MATLAB 7.11.0.584 (R2010b) on an Intel 426 Core i7-3770 CPU @ 3.40 GHz without multithreading. 427

IV. VALIDATION

428

In this section, we evaluate the functionality of the proposed 429 FPGA-based refocusing hardware design. For that purpose, the 430

388





Fig. 10. Block diagram (borrowed from [6]) for experimental validation. Single arrows denote serialized whereas three arrows indicate parallelized data streams. Row buffers are employed to simulate data parallelization in the experiment.

TABLE II UTILIZATION SUMMARY FOR XC6SLX45–CSG324

On-chip	Power [mW]	Used	Available	Utilization [%]
Clocks	82.97	8	—	—
Logic	2.68	957	27288	4
Signals	12.82	1646	—	_
IOs	461.29	84	218	39
PLLs	314.69	2	4	50
MCBs	189.00	1	2	50
Quiescent	79.02	—	—	—
Total	1142.46	—	_	—

VHSIC HDL (VHDL) is used to configure the FPGA where VH-431 SIC stands for very high speed integrated circuit. A schematic 432 file, generated from a VHDL compiler, is then flashed onto 433 the FPGA chip model XC6SLX45. Fig. 10 contains a block 434 diagram illustrating the implemented processing architecture 435 used to validate the design proposed in the previous section. 436 The FPGA board features high-definition multimedia interface 437 438 (HDMI) connectors such that video frame transmission is ac-439 complished using the transition minimized differential signaling (TMDS) protocol. TMDS receiver and transmitter designs have 440 been integrated on the FPGA to fulfill deserialization, serial-441 ization just as decoding and encoding tasks. Off-chip memory 442 is used for buffering decoded and serialized video frames out-443 side the FPGA since the amount of image data exceeds internal 444 memory storage. 445

In our implementation, a row of switch settings is loaded 446 from a look-up table (LUT) every clock cycle starting from 447 the first row again after the last one is reached. The switch-448 state LUTs can be stored in block random-access memorys 449 450 (BRAMs), which are part of the FPGA. The integration of multiplier h_0 is also achieved using on-chip memory, making it 451 called stored product. In accordance with the TMDS protocol 452 specification, a decoded pixel value is of 8-bit depth per color 453 channel, which yields a manageable number of 256 possible 454 results when dividing by M. Thus, quotients can be precalcu-455 lated for a specific divisor M and stored in one BRAM per 456 color channel for each image row. Note that these BRAMs are 457 read-only memories. 458



Fig. 11. Timing diagram example from ISE simulator.



Fig. 12. Refocused photographs using the proposed architecture. (a) $E'_{0/3}$. (b) $E'_{5/3}$. (c) $E''_{0/3}$. (d) $E''_{5/3}$. (e) $E''_{0/5}$. (f) $E''_{8/5}$. Input and output spatial image resolutions amount to 843-by-561 pixels with M = 3 in (a)–(d). Intermediate horizontally processed images are shown in (a) and (b) whereas (c) and (d) depict fully refocused images after horizontal and vertical processing with varying *a*. In comparison, output images in (e) and (f) with 1405-by-935 pixel resolution expose improved synthetic blur by using a linear interpolation of whole microimages with M = 5. Reducing a lightfield's angular sampling rate M extends the depth of field [8] and leads to blur aliasing in case of angular undersampling [15].

A screenshot from an exemplary timing diagram simula-459 tion where a = 1/3 and $T_{\text{PCLK}} = 60$ ns is provided in Fig. 11 460 with the code attached to this article. This VHDL-implemented 461 hardware simulation shows that the filter behaves as expected, 462 justifying the conceived architecture. PCLKx2 can be obtained 463 with a phase-locked loop (PLL). An overview of the imple-464 mented design comprising a single FIR filter with a = 1/5 is 465 presented in Table II where it can be seen that inputs/outputs 466 (IOs) and PLLs make up by far most of the power consump-467 tion. This is due to the included HDMI transceiver, memory 468 controller block (MCB) and color conversion modules. Parts 469



Fig. 13. (a) NN interp. $E_{5/5}''$ (while refocusing). (b) NN interp. $E_{4/5}''$ (while refocusing). (c) Lin. interp. $E_{5/5}''$ (while refocusing). (d) NN interp. $E_{5/5}''$ (after refocusing). (e) NN interp. $E_{6/5}''$ (while refocusing). (f) Lin. interp. $E_{5/5}''$ (after refocusing). Resolution comparison where (a), (c), (d) and (f) show the same region refocused with a = 5/5 using different interpolation techniques during and after shift and integration. Images in (b) and (e) are NN-interpolated versions with varying *a* indicating significant variation of the spatial resolution when compared with (a) and (d). Effective resolution is more consistent when using linear interpolation [e.g., compare (d), (e), and (f)].

470 of these modules may be omitted or replaced by on-board 471 integrated circuits (ICs) in a prototyping stage. Furthermore, 472 Table II gives indication that adding more FIR filters for full 473 parallalization (maximum L and K) is noncritical to power, but 474 may be limited to the number of logic slices in a Spartan-6 475 device.

476 Presented refocusing synthesis formulas require all microim-477 ages to be of a consistent size. This is not the case, however, in raw lightfield photographs. As indicated with the experimen-478 tal architecture in Fig. 10, microimage cropping remains an 479 external process performed prior to streaming the data to the 480 FPGA. Embedding this process on an FPGA is essential for 481 prototyping, but left for future work. To comply with FIR filter 482 designs in Section III, the microimage size is reduced to M = 3483 and M = 5 for comparison. Lightfield images have been ac-484 quired by our custom-built plenoptic camera with an MLA of 485 281 microlenses per row and 188 per column. Insightful details 486 487 on the camera calibration can be found in [27].

488 Fig. 12 depicts refocused photographs computed by the proposed 2-D module array to accomplish real-time refocusing. 489 Intermediate results after processing images in a horizontal di-490 rection are seen in Fig. 12(a) and (b). Their fully refocused 491 counterparts are found in Fig. 12(c) and (d). Closer inspection 492 of Fig. 12(d) indicates aliasing in blurred regions. This is due 493 to an undersampled directional domain as there are only 3-by-494 3 samples per microimage (M = 3) in the incoming lightfield 495 capture. Aliasing in synthetic image blur is an observation Ng 496

already pointed out in his thesis [15]. To combat the aliasing 497 problem, the author suggests to sufficiently increase the mi-498 croimage sampling rate M. Fig. 12(e) and (f) shows refocused 499 images obtained from a raw capture with a native microimage 500 resolution of 5-by-5 pixels (M = 5) using a linear interpola-501 tion instead of NN. There, it can be seen that aliasing artifacts 502 are satisfyingly suppressed. A comparison of output image res-503 olutions using the inherent NN-interpolation of proposed FIR 504 filters is provided in Fig. 13. Results in Fig. 13(a)–(f) suggest 505 that interpolating microimages while refocusing with $a \in \mathbb{Z}$ 506 using (6) corresponds to a conventional 2-D image interpola-507 tion. On the contrary, an effective resolution enhancement can 508 be observed when comparing Fig. 13(a) where a = 5/5 with 509 Fig. 13(b) where a = 4/5, which are both computed from the 510 same raw image using NN-interpolation. Given that respective 511 objects are acceptably well covered by their depth of field and 512 exhibit best focus, it is possible to state that improved resolu-513 tion is obtained by refocusing with noninteger numbers ($a \notin \mathbb{Z}$). 514 This effective resolution variation is a consequence of the mi-515 croimage repetition and the interleaving filter kernel for the 516 refocusing synthesis yielding identical values for adjacent out-517 put pixels when $a \in \mathbb{Z}$, but varying intensities for contiguous 518 pixels if $a \in \mathbb{R}$. This can be seen by inspecting output data 519 streams $E'_{a}[x_{k}]$ of the timing diagrams in Figs. 4 and 6. To work 520 toward consistency in spatial resolutions for varying a, it is thus 521 essential to employ linear interpolation prior to distributing mi-522 croimage pixels through the FIR broadcast net. A positive side 523 effect in upsampling microimages is that refocused image slices 524 $E_a''[x_k, y_l]$ are not only interpolated in spatial-domain, but also 525 subsampled along depth as demonstrated in [8]. 526

V. CONCLUSION

527

This paper demonstrated methods to derive optimized FIR 528 refocusing filter kernels for a time- and cost-efficient hardware 529 implementation. Simulating the conceived architecture proved 530 that real-time refocusing can be accomplished with a compu-531 tation time of 96.24 μ s per frame reducing the delay time by 532 99.91 % in comparison with a previous state-of-the-art attempt. 533 By interpolating microimages, it was shown how to retain the 534 numerical sensor resolution in refocused photographs. The pro-535 posed architecture can serve as a groundwork for application-536 specific integrated circuit chips. 537

A limitation of the results is that timing delays have been sim-538 ulated and need to be verified using chip analyzing tools. As the 539 number of required PEs grows with higher image resolutions, it 540 may exceed the gate count capacity of the FPGA in full paral-541 lelization. Besides this, care needs to be taken to prevent long 542 wires in the broadcast net. For the hardware system's reliabil-543 ity, it is also recommended to convert semisystolic arrays into a 544 full-systolic architecture. To achieve consistency in microimage 545 size (M), cropping of the same has to be integrated as a preced-546 ing processing stage on the FPGA chip. Furthermore, a bilinear 547 interpolation ought to be implemented to replace microimage 548 repetition (NN-interpolation) and work toward consistent effec-549 tive resolutions in refocused images, although this will cause 550 additional delays. 551

A competitive design approach may conceive a refocusing 552 architecture based on the FSP theorem. It is, however, expected 553 that the Fourier transform produces larger time delays. A con-554 siderable alternative to an FPGA-based implementation is the 555 employment of a GPU as this takes less design effort, however, 556 557 by inducing larger delays and more power consumption.

558 Deployment of proposed design to an FPC is thought to be impractical, since there is a fundamental difference between 559 SPC and FPC with regards to the optical design (number of 560 microlenses and focus position of MLA). On the algorithmic 561 level, SPC refocusing is a pixel-based integration whereas an 562 FPC requires the integration of overlapping areas of shifted 563 microimage patches such that a refocusing algorithm has to be 564 designed specific to the type of plenoptic camera. 565

REFERENCES

[1] A. Isaksen, L. McMillan, and S. J. Gortler, "Dynamically reparameterized 567 568 light fields," in Proc. 27th Ann. Conf. Comput. Graph. Interactive Tech., ser. SIGGRAPH '00. New York, NY, USA, 2000, pp. 297-306. [Online]. 569 570 Available: http://dx.doi.org/10.1145/344779.344929

566

575

576

585

586

587

588

591

07

Q5

06

- R. Ng, M. Levoy, M. Brèdif, G. Duval, M. Horowitz, and P. Hanrahan, 571 [2] 572 "Light field photography with a hand-held plenoptic camera," Stanford 573 University, Tech. Rep. CTSR 2005-02, 2005 574
 - R. Ng, "Fourier slice photography," ACM Trans. Graph., vol. 24, [3] no. 3, pp. 735-744, Jul. 2005. [Online]. Available: http://doi.acm.org/ 10.1145/1073204.1073256
- A. Lumsdaine and T. Georgiev, "Full resolution lightfield rendering," 577 [4] 578 Adobe Systems, Inc., Tech. Rep., Jan. 2008.
- 579 C. Perwass and L. Wietzke, "Single lens 3D-camera with extended depth-580 of-field," Proc. SPIE, vol. 8291, February 2012. [Online]. Available: 581 http://dx.doi.org/10.1117/12.909882
- C. Hahne and A. Aggoun, "Embedded FIR filter design for real-time re-582 [6] 583 focusing using a standard plenoptic video camera," Proc. SPIE, vol. 9023, 2014. [Online]. Available: http://hdl.handle.net/10547/313167 584
 - [7] J. Pérez, E. Magdaleno, F. Pérez, M. Rodríguez, D. Hernández, and J. Corrales, "Super-resolution in plenoptic cameras using FPGAs," Sensors, vol. 14, no. 5, pp. 8669–8685, 2014. [Online]. Available: http://www.mdpi.com/1424-8220/14/5/8669
- C. Hahne, A. Aggoun, V. Velisavljevic, S. Fiebig, and M. Pesch, 589 [8] "Refocusing distance of a standard plenoptic camera," Opt. Exp., 590 vol. 24, no. 19, pp. 21 521-21 540, Sep. 2016. [Online]. Available: http://www.opticsexpress.org/abstract.cfm?URI=oe-24-19-21521 592
- M. Levoy and P. Hanrahan, "Light field rendering," Stanford University, 593 [9] 594 Stanford, CA, USA, Tech. Rep., 1996.
- J. C. Yang, M. Everett, C. Buehler, and L. McMillan, "A real-time dis-595 [10] tributed light field camera," in Proc. 13th Eurographics Workshop Render-596 ing. Aire-la-Ville, Switzerland, Switzerland, 2002, pp. 77-86. [Online]. 597 598 Available: http://dl.acm.org/citation.cfm?id=581896.581907
- K. Venkataraman et al., "PiCam: An ultra-thin high performance mono-599 [11] lithic camera array," ACM Trans. Graph., vol. 32, no. 6, pp. 166:1-166:13, 600 Nov. 2013. [Online]. Available: http://doi.acm.org/10.1145/2508363. 601 2508390 602
- G. Lippmann, "Épreuves réversibles donnant la sensation du relief," 603 [12] 604 Académie Des Sci., pp. 446-451, Mar. 1908.
- E. H. Adelson and J. Y. Wang, "Single lens stereo with a plenoptic camera," 605 IEEE Trans. Pattern Anal. Mach. Intell., vol. 14, no. 2, pp. 99-106, Feb. 606 607 1992.
- E. H. Adelson and J. R. Bergen, "The plenoptic function and the elements 608 [14] 609 of early vision," in Proc. Comput. Models Visual Process., Cambridge, MA, USA: MIT Press, 1991, pp. 3-20. 610
- R. Ng, "Digital light field photography," Ph.D. dissertation, Stanford Uni-611 [15] versity, Stanford, CA, USA, July 2006. 612
- T. Georgiev and A. Lumsdaine, "The focused plenoptic camera," in *Proc.* 613 [16] 614 Int. Conf. Comput. Photography, 2009.
- A. Veeraraghavan, R. Raskar, A. Agrawal, A. Mohan, and J. Tum-615 616 blin, "Dappled photography: Mask enhanced cameras for heterodyned light fields and coded aperture refocusing," ACM Trans. Graph., 617 vol. 26, no. 3, Jul. 2007. [Online]. Available: http://doi.acm.org/10.1145/ 618 619 1276377.1276463

- [18] Z. Xu, J. Ke, and E. Y. Lam, "High-resolution lightfield photography using two masks," Opt. Exp., vol. 20, no. 10, pp. 10 971-10 983, May 2012. [Online]. Available: http://www.opticsexpress.org/abstract.cfm?URI=oe-20-10-10971
- [19] C. Hahne, A. Aggoun, V. Velisavljevic, S. Fiebig, and M. Pesch, "Baseline and triangulation geometry in a standard plenoptic camera," Int. J. Comput. Vis., vol. 126, no. 1, pp. 21-35, Jan. 2018.
- [20] Lytro, Inc., "Lytro-press releases," 2016. [Online]. Available: https://www.lytro.com/press/releases/lytro-brings-revolutionary-lightfield-technology-to-film-and-tv-production-with-lytro-cinema. Accessed on: Aug. 24, 2016.
- [21] Z. Mhabary, O. Levi, E. Small, and A. Stern, "Fast and exact method for computing a stack of images at various focuses from a four-dimensional light field," J. Electron. Imaging, vol. 25, no. 4, 2016, Art. no. 043002. [Online]. Available: http://dx.doi.org/10.1117/1.JEI.25.4.043002
- [22] A. Lumsdaine, G. Chunev, and T. Georgiev, "Plenoptic rendering with interactive performance using gpus," Proc. SPIE, vol. 8295, pp. 829 513-829 513-15, 2012. [Online]. Available: http://dx.doi.org/10.1117/12. 909683
- [23] D. G. Bailey, Design for Embedded Image Processing on FPGAs. Hoboken, NJ, USA: Wiley, 2011.
- [24] L. F. Rodríguez-Ramos, Y. Marín, J. J. Díaz, J. Piqueras, J. García-Jiménez, and J. M. Rodríguez-Ramos, "FPGA-based real time processing of the plenoptic wavefront sensor," in Proc. Adaptative Opt. Extremely Large Telescopes, 2010, Paper 7007.
- [25] R. Wimalagunarathne, A. Madanayake, D. G. Dansereau, and L. T. Bruton, 'A systolic-array architecture for first-order 4-D IIR frequency-planar digital filters," in Proc. IEEE Int. Symp. Circuits Syst., May 2012, pp. 3069-3072.
- "A 1D Systolic FIR," 2002. [Online]. Available: [26] Xilinx, Inc., http://www.iro.umontreal.ca/aboulham/F6221/Xilinx.htm. Accessed on: Dec. 12, 2015.
- C. Hahne, "The standard plenoptic camera Applications of a geometrical [27] light field model," Ph.D. dissertation, University of Bedfordshire, Luton, U.K., Jan. 2016. 654



Christopher Hahne received the B.Sc. degree 655 from the University of Applied Sciences, Ham-656 burg, Germany, in 2012, and the Doctoral degree 657 from the University of Bedfordshire, Luton, U.K., 658 in 2016, in a bursary-funded Ph.D. program. 659

He is affiliated with BASF subsidiary trinamiX 660 GmbH, Ludwigshafen, Germany, where he cur-661 rently works as the Manager of Simulation & 662 Software on adaptive three-dimensional sens-663 ing. He worked at R&D departments of Ro-664 hde & Schwarz GmbH & Co. KG, Munich, Ger-665

many, in 2010, and Arnold & Richter Cinetechnik GmbH & Co. KG, 666 Munich, Germany, in 2011. Subsequently, he became a Visiting Student 667 with Brunel University, London, U.K., in 2012. 668 669



Andrew Lumsdaine (SM'15) is an interna-670 tionally recognized expert in the area of 671 high-performance computing who has made 672 important contributions in many of the consti-673 tutive areas of HPC. In particular, he has con-674 tributed in the areas of HPC systems, program-675 ming languages, software libraries, and perfor-676 mance modeling. His work in HPC has been 677 motivated by data-driven problems (large-scale 678 graph analytics), as well as more traditional com-679 putational science problems. In addition, outside 680

of the realm of HPC, he has done seminal work in the area of computa-681 tional photography and plenoptic cameras. In his career, he has authored 682 or coauthored more than 200 articles in top journals and conferences and 683 holds 15 patents. He has also contributed important software artifacts 684 to the research community, especially in the area of message passing 685 interface (MPI). He is active in a number of standardization efforts with 686 important contributions to the MPI specification, the C++ programming 687 language, and the Graph 500. 688

9

620

621

622

651 652

653

08

09

689



Amar Aggoun received the "Ingenieur d'état" degree in electronics engineering from Ecole Nationale Polytechnique d'Alger, Algiers, Algeria, and the Ph.D. degree in electronic engineering from the University of Nottingham, Nottingham, U.K.

He is currently the Head of School of Mathematics and Computer Science and Professor of Visual Computing with the University of Wolverhampton, Wolverhampton, U.K. His academic carrier started at the University of

701 Nottingham where he held the positions of Research Fellow in low power DSP architectures and Visiting Lecturer in electronic engineering 702 703 and mathematics. In 1993, he joined De Montfort University as a Lecturer and progressed to the position of Principal Lecturer in 2000. 704 In 2005, he joined Brunel University as a Reader with Information 705 and Communication Technologies. From 2013 to 2016, he was at the 706 University of Bedfordshire as the Head of School of Computer Science 707 708 and Technology. He was also the Director of the Institute for Research 709 in Applicable Computing which oversees all the research within the 710 School. His research is mainly focused on three-dimensional (3-D) Imaging and Immersive Technologies and he successfully secured 711 and delivered research contracts worth in excess of 6.9M, funded by 712 713 the research councils UK, Innovate UK, the European commission 714 and industry. Amongst the successful project, he was the initiator and the principal coordinator and manager of a project sponsored by the 715 EU-FP7 ICT-4-1.5-Networked Media and 3-D Internet, namely live 716 immerse video-audio interactive multimedia. He holds 3 filed patents, 717 718 authored or coauthored more than 200 peer-reviewed journals and 719 conference publications and contributed to two white papers for the European Commission on the future internet. 720

721 Dr. Aggoun also served as an Associate Editor for the IEEE/OSA
722 JOURNAL OF DISPLAY TECHNOLOGIES.
723

VladanVelisavljevic(M'06–SM'12)received724the Ph.D. degree in the field of signal and image725processing from École Polytechnique Fédérale726de Lausanne (EPFL), Lausanne, Switzerland, in7272005.728

He is a Reader (Associate Professor) in visual 729 systems engineering with the School of Computer Science and Technology and the Head of 731 the Centre for Research in Signals, Sensors and 732 Wireless Technology, University of Bedfordshire, 733 Luton, U.K., since 2011. Previously, he was a Se-734

nior Research Scientist with Deutsche Telekom Laboratories, University of Technology Berlin, Germany, in 2006–2011, and a Doctoral Assistant with LCAV, EPFL, Switzerland, in 2001–2005. He has authored or coauthored more than 60 peer-reviewed journal and conference publications and two book chapters. 739

Dr. Velisavljevic serves as an Associate Editor for Elsevier Signal 740 Processing: Image Communication and for IET Journal of Engineering 741 and he is a Co-Chair of the IEEE ComSoc MMTC Interest Group on 3-D 742 Processing and Communications. He was a General Chair of the IEEE 743 MMSP 2017, a Lead Guest Editor for special issue on Visual Signal Pro-744 cessing for Wireless Networks at the IEEE JOURNAL OF SELECTED TOPICS 745 IN SIGNAL PROCESSING in February 2015 and special session organizer at 3DTV-Con 2015 and IEEE ICIP 2011. He was also Associate Editor 746 747 for IEEE ComSoc MMTC R-Letters and Member of the Review Board for 748 the IEEE ComSoc Multimedia Communications TC. He has served as a 749 TPC member and reviewer for a number of conferences and journals. 750 751

10

71

-

.

Q10